<u>MOSFET</u> – Power, P-Channel, DPAK

-60 V, -12 A

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low-voltage, high-speed switching applications in power supplies, converters, and power motor controls. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer an additional safety margin against unexpected voltage transients.

Features

- Avalanche Energy Specified
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Designed for Low–Voltage, High–Speed Switching Applications and to Withstand High Energy in the Avalanche and Commutation Modes
- NVD and SVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	-60	Vdc
Gate–to–Source Voltage – Continuous – Non–repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 25	Vdc Vpk
Drain Current – Continuous @ T _a = 25°C – Single Pulse (t _p ≤ 10 ms)	I _D I _{DM}	-12 -18	Adc Apk
Total Power Dissipation @ $T_a = 25^{\circ}C$	PD	55	W
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
$ Single Pulse Drain-to-Source Avalanche \\ Energy - Starting T_J = 25^\circ C \\ (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, Peak \\ I_L = 12 Apk, L = 3.0 mH, R_G = 25 \Omega) $	E _{AS}	216	mJ
Thermal Resistance – Junction-to-Case – Junction-to-Ambient (Note 1) – Junction-to-Ambient (Note 2)	R _θ jc R _θ ja R _θ ja	2.73 71.4 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in. from case for 10 seconds	ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1. When surface mounted to an FR4 board using 1 in pad size (Cu area = 1.127 in²).

 When surface mounted to an FR4 board using the minimum recommended pad size (Cu area = 0.412 in²).



ON Semiconductor®

www.onsemi.com



* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION


See detailed ordering and shipping information on page 5 of this data sheet.


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Мах	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3) ($V_{GS} = 0 Vdc$, $I_D = -0.25 mA$) (Positive Temperature Coefficient)		V _{(BR)DSS}	-60 -	67		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{GS} = 0$ Vdc, $V_{DS} = -60$ Vdc, T ($V_{GS} = 0$ Vdc, V _{DS} = -60 Vdc, T		I _{DSS}			-10 -100	μAdc
Gate-Body Leakage Current (VGS	$_{\rm S}$ = ± 20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	-100	nAdc
ON CHARACTERISTICS (Note 3)		•				
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \ \mu Adc)$ (Negative Temperature Coefficie	ent)	V _{GS(th)}	-2.0	-2.8 4.5	-4.0	Vdc mV/°C
Static Drain-Source On-State Re $(V_{GS} = -10 \text{ Vdc}, I_D = -6.0 \text{ Adc})$	sistance	R _{DS(on)}	_	0.155	0.180	Ω
Drain-to-Source On-Voltage $(V_{GS} = -10 \text{ Vdc}, I_D = -12 \text{ Adc})$ $(V_{GS} = -10 \text{ Vdc}, I_D = -6.0 \text{ Adc}, T_J = 150^{\circ}\text{C})$		V _{DS(on)}		-1.86 -	-2.6 -2.0	Vdc
Forward Transconductance (V _{DS}	= 10 Vdc, I _D = 6.0 Adc)	gFS		8.0	-	Mhos
DYNAMIC CHARACTERISTICS			1			
Input Capacitance		C _{iss}	-	500	750	pF
Output Capacitance	$(V_{DS} = -25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, F = 1.0 \text{ MHz})$	C _{oss}	-	150	250	
Reverse Transfer Capacitance		C _{rss}	-	50	100	
SWITCHING CHARACTERISTICS	(Notes 3 and 4)					
Turn-On Delay Time		t _{d(on)}	-	10	20	ns
Rise Time	(V _{DD} = −30 Vdc, I _D = −12 A,	t _r	-	45	85	
Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, \text{ R}_{G} = 9.1 \Omega$	t _{d(off)}	-	26	40	
Fall Time		t _f	-	48	90	
Gate Charge		QT	-	15	30	nC
	(V _{DS} = -48 Vdc, V _{GS} = -10 Vdc, I _D = -12 A)	Q _{GS}	-	4.0	-	
		Q _{GD}	-	7.0	-	
DRAIN-SOURCE DIODE CHARA	CTERISTICS (Note 3)					
Diode Forward On–Voltage ($I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ V}$) ($I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ V}, T_J = 15$	50°C)	V _{SD}		-1.6 -1.3	-2.5 -	Vdc
Reverse Recovery Time (I _S = 12 A, dI _S /dt = 100 A/ μ s ,V _{GS} = 0 V)		t _{rr}	-	50		ns
		ta	-	40	-	1
		t _b	-	10	-	1
Reverse Recovery Stored Charge		Q _{RR}	_	0.10	-	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Indicates Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperature.

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)







-V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) Figure 11. Maximum Rated Forward Biased

Safe Operating Area




Figure 13. Thermal Response

ORDERING INFORMATION

Device	Package	Shipping [†]
NTD2955G	DPAK (Pb-Free)	75 Units / Rail
NTD2955-1G	IPAK (Pb-Free)	75 Units / Rail
NTD2955T4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD2955T4G*	DPAK (Pb-Free)	2500 / Tape & Reel
SVD2955T4G*	DPAK (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NVD and SVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable.

IPAK CASE 369D-01 ISSUE C DATE 15 DEC 2010 С в -NOTES SCALE 1:1 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. ۷ E R → ۷ INCHES MILLIMETERS 1 4
 DIM
 MIN
 MAX
 MIN
 MAX

 A
 0.235
 0.245
 5.97
 6.35
 z A **B** 0.250 0.265 6.35 6.73 S
 B
 0.225

 C
 0.086
 0.094
 2.19
 2.30


 D
 0.027
 0.035
 0.69
 0.88

 E
 0.018
 0.023
 0.46
 0.58

 F
 0.037
 0.045
 0.94
 1.14

 G
 0.090
 BSC
 2.29
 BSC
 2 3 1 -T-SEATING κ J 0.018 0.023 0.46 0.58
 K
 0.350
 0.380
 8.89
 9.65

 R
 0.180
 0.215
 4.45
 5.45
 J **S** 0.025 0.040 0.63 1.01 F V 0.035 0.050 0.89 1.27 ·H **Z** 0.155 3.93 D 3 PL G 🖛 ⊕ 0.13 (0.005) M T MARKING DIAGRAMS STYLE 2: STYLE 1: PIN 1. BASE STYLE 3: PIN 1. ANODE STYLE 4: PIN 1. CATHODE Integrated PIN 1. GATE Circuits 2. COLLECTOR 2. DRAIN 2. CATHODE ANODE
 GATE Discrete 3. ANODE SOURCE 3 EMITTER 3 4. COLLECTOR 4. CATHODE 4. ANODE 4. DRAIN YWW XXXXX STYLE 5: PIN 1. GATE STYLE 7: PIN 1. GATE STYLE 6: PIN 1. MT1 2. MT2 3. GATE ALYWW XXXXXXXX 2. COLLECTOR 3. EMITTER 2. ANODE 3. CATHODE 4. ANODE 4. MT2 4. COLLECTOR





DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION: IPAK (DPAK INSERTION MOUNT)		PAGE 1 OF 1		
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the				

rights of others.



ON Semiconductor®





 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolle	t Repository. Printed	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except		
NEW STANDARD:	REF TO JEDEC TO-252	"CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOUNT		PAGE 1 OF 2	

ON Semiconductor®




DATE 21 JUL 2015

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE. 5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATUMS A AND B ARE DETERMINED AT DATUM

OF HONAL MOLD I LATURE.					
	INCHES		MILLIN	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090 BSC		2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114 REF		2.90	REF	
L2	0.020 BSC		0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

GENERIC **MARKING DIAGRAM***



= Device Code
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking.





PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
А	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAM-BALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters witch with the solute of the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the BSCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent feedesign or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates heets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houts for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries,

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

<u>NTD2955</u> <u>NTD2955-001</u> <u>NTD2955-1G</u> <u>NTD2955G</u> <u>NTD2955T4G</u> <u>NTD2955T4G</u> <u>NVD2955T4G</u> <u>SVD2955T4G</u> <u>NTD2955-1G</u>