

FEATURES

Low input voltage noise: 1.2 nV/√Hz Low common-mode output: 0.9 V on single supply Extremely low harmonic distortion −104 dBc HD2 at 10 MHz −79 dBc HD2 at 70 MHz −73 dBc HD2 at 100 MHz −101 dBc HD3 at 10 MHz −82 dBc HD3 at 70 MHz −75 dBc HD3 at 100 MHz High speed −3 dB bandwidth of 1.35 GHz, G = 1 Slew rate: 3400 V/μs, 25% to 75% 0.1 dB gain flatness to 380 MHz Fast overdrive recovery of 1.5 ns 0.5 mV typical offset voltage Externally adjustable gain Differential-to-differential or single-ended-to-differential operation Adjustable output common-mode voltage Single-supply operation: 3.3 V or 5 V APPLICATIONS

ADC drivers

Single-ended-to-differential converters IF and baseband gain blocks Differential buffers Line drivers

GENERAL DESCRIPTION

The ADA4930-1/ADA4930-2 are very low noise, low distortion, high speed differential amplifiers. They are an ideal choice for driving 1.8 V high performance ADCs with resolutions up to 14 bits from dc to 70 MHz. The adjustable output common mode allows the ADA4930-1/ADA4930-2 to match the input of the ADC. The internal common-mode feedback loop provides exceptional output balance, suppression of even-order harmonic distortion products, and dc level translation.

With the ADA4930-1/ADA4930-2, differential gain configurations are easily realized with a simple external feedback network of four resistors determining the closed-loop gain of the amplifier.

The ADA4930-1/ADA4930-2 are fabricated using Analog Devices, Inc., proprietary silicon-germanium (SiGe), complementary bipolar process, enabling them to achieve very low levels of distortion with an input voltage noise of only 1.2 nV/ $\sqrt{\text{Hz}}$.

Rev. D Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Ultralow Noise Drivers for Low Voltage ADCs

Data Sheet **ADA4930-1/ADA4930-2**

FUNCTIONAL BLOCK DIAGRAMS

The low dc offset and excellent dynamic performance of the ADA4930-1/ADA4930-2 make them well suited for a wide variety of data acquisition and signal processing applications.

The ADA4930-1 is available in a Pb-free, 3 mm \times 3 mm 16-lead LFCSP, and the ADA4930-2 is available in a Pb-free, $4 \text{ mm} \times 4 \text{ mm}$ 24-lead LFCSP. The pinout has been optimized to facilitate printed circuit board (PCB) layout and minimize distortion. The ADA4930-1 is specified to operate over the −40°C to +105°C temperature range, and the ADA4930-2 is specified to operate over the −40°C to +105°C temperature range for 3.3 V or 5 V supply voltages.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2010–2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

5/2017—Rev. Bto Rev. C

10/2010—Revision 0: Initial Version

SPECIFICATIONS

3.3 V OPERATION

 V_S = 3.3 V, V_{ICM} = 0.9 V, V_{OCM} = 0.9 V, R_F = 301 Ω, R_G = 301 Ω, $R_{L, dm}$ = 1 kΩ, single-ended input, differential output, T_A = 25°C, T_{MIN} to T $_{\text{MAX}}$ = -40°C to +105°C, unless otherwise noted.

3.3 V V_{OCM} TO V_{O, CM} PERFORMANCE

Table 2.

3.3 V GENERAL PERFORMANCE

5 V OPERATION

 $V_S = 5$ V, $V_{ICM} = 0.9$ V, $V_{OCM} = 0.9$ V, $R_F = 301 \Omega$, $R_G = 301 \Omega$, $R_{L, dm} = 1$ k Ω , single-ended input, differential output, $T_A = 25^{\circ}$ C, T $_{\rm MIN}$ to T $_{\rm MAX}$ = –40°C to +105°C, unless otherwise noted.

5 V V_{OCM} TO V_{O, CM} PERFORMANCE

Table 5.

5 V GENERAL PERFORMANCE

ABSOLUTE MAXIMUM RATINGS

Table 7.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{IA} is specified for the device (including exposed pad) soldered to a high thermal conductivity 2s2p circuit board, as described in EIA/JESD51-7.

Table 8. Thermal Resistance

MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the ADA4930-1/ ADA4930-2 packages is limited by the associated rise in junction temperature (T_J) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4930-1/ADA4930-2. Exceeding a junction temperature of 150°C for an extended period can result in changes in the silicon devices, potentially causing failure.

The power dissipated in the package (P_D) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive. The quiescent power is the voltage between the supply pins (V_s) times the quiescent current (I_s) . The power dissipated due to the load drive depends upon the particular application. The power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.

Airflow increases heat dissipation, effectively reducing θ_{JA} . In addition, more metal directly in contact with the package leads/ exposed pad from metal traces, through holes, ground, and power planes reduces $θ$ _{IA}.

[Figure 4](#page-6-4) shows the maximum safe power dissipation vs. the ambient temperature for the ADA4930-1 single 16-lead LFCSP (98°C/W) and the ADA4930-2 dual 24-lead LFCSP (67°C/W) on a JEDEC standard 4-layer board.

4-Layer Board

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

09209-005

Table 9. ADA4930-1 Pin Function Descriptions

Figure 6. ADA4930-2 Pin Configuration

Table 10. ADA4930-2 Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_s = 5$ V, $V_{ICM} = 0.9$ V, $V_{OCM} = 0.9$ V, $R_{L, dm} = 1$ k Ω , unless otherwise noted.

Figure 14. V_{OCM} Small Signal Frequency Response

Data Sheet **ADA4930-1/ADA4930-2**

Figure 33. Large Signal Pulse Response

Data Sheet **ADA4930-1/ADA4930-2**

Figure 37. PDResponse vs. Time

Figure 38. Vo, dm Overdrive Recovery

TEST CIRCUITS

Figure 41. Test Circuit for Distortion Measurements

OPERATIONAL DESCRIPTION **DEFINITION OF TERMS**

Differential Voltage

Differential voltage refers to the difference between two node voltages. For example, the output differential voltage (or, equivalently, output differential-mode voltage) is defined as

$$
V_{\text{OUT, dm}} = (V_{+ \text{OUT}} - V_{- \text{OUT}})
$$

where *V+OUT* and *V−OUT* refer to the voltages at the +OUT and −OUT terminals with respect to a common reference.

Common-Mode Voltage

Common-mode voltage refers to the average of two node voltages. The output common-mode voltage is defined as

$$
V_{\text{OUT, cm}} = (V_{+ \text{OUT}} + V_{- \text{OUT}})/2
$$

Balance

Output balance is a measure of how close the differential signals are to being equal in amplitude and opposite in phase. Output balance is most easily determined by placing a well-matched resistor divider between the differential voltage nodes and comparing the magnitude of the signal at the divider midpoint with the magnitude of the differential signal (se[eFigure 39](#page-14-1)). By this definition, output balance is the magnitude of the output common-mode voltage divided by the magnitude of the output differential mode voltage.

Output Balance Error =
$$
\frac{V_{OUT,cm}}{V_{OUT,dm}}
$$

THEORY OF OPERATION

The ADA4930-1/ADA4930-2 differ from conventional op amps in that they have two outputs whose voltages move in opposite directions and an additional input, V_{OCM} . Like an op amp, theyrely on high open-loop gain and negative feedback to force these outputs to the desired voltages. The ADA4930-1/ADA4930-2 behave much like standard voltage feedback op amps and facilitate single-ended-to-differential conversions, common-mode level shifting, and amplifications of differential signals. Like op amps, the ADA4930-1/ADA4930-2 havehigh inputimpedance and low output impedance.

Two feedback loops control the differential and common-mode output voltages. The differential feedback, set with external resistors, controls the differential output voltage. The commonmode feedback controls the common-mode output voltage. This architecture makes it easy to set the output common-mode level to any arbitrary value within the specified limits. The output common-mode voltage is forced to be equal to the voltage applied to the V_{OCM} input by the internal common-mode feedback loop.

The internal common-mode feedback loop produces outputs that are highly balanced over a wide frequency range without requiring tightly matched external components. This results in differential outputs that are very close to the ideal of being identical in amplitude and are exactly 180° apart in phase.

ANALYZING AN APPLICATION CIRCUIT

The ADA4930-1/ADA4930-2 use high open-loop gain and negative feedback to force their differential and common-mode output voltages to minimize the differential and common-mode error voltages. The differential error voltage is defined as the voltage between the differential inputs labeled +IN and −IN (se[e Figure 42\)](#page-15-2). For most purposes, this voltage can be assumed to be zero. Similarly, the difference between the actual output common-mode voltage and the voltage applied to V_{OCM} can also be assumed to be zero. Starting from these two assumptions, any application circuit can be analyzed.

SETTING THE CLOSED-LOOP GAIN

The differential-mode gain of the circuit in [Figure 42](#page-15-2) is determined by

$$
\left| \frac{V_{OUT, dm}}{V_{IN, dm}} \right| = \frac{R_F}{R_G}
$$

where the gain and feedback resistors, R_G and R_F , on each side are equal.

ESTIMATING THE OUTPUT NOISE VOLTAGE

The differential output noise of the ADA4930-1/ADA4930-2 can be estimated using the noise model i[n Figure 43.](#page-16-4) The input-referred noise voltage density, v_{nIN} , is modeled as differential. The noise currents, i_{nIN−} and i_{nIN+}, appear between each input and ground.

Similar to the case of conventional op amps, the output noise voltage densities can be estimated by multiplying the inputreferred terms at +IN and −INby an appropriate output factor.

The output voltage due to v_{nIN} is obtained by multiplying v_{nIN} by the noise gain, G_N .

The circuit noise gain is

$$
G_N = \frac{2}{(\beta_1 + \beta_2)}
$$

where the feedback factors are

$$
\beta_1 = \frac{R_{G1}}{R_{F1} + R_{G1}}
$$
 and $\beta_2 = \frac{R_{G2}}{R_{F2} + R_{G2}}$.

When the feedback factors are matched, $R_{F1}/R_{G1} = R_{F2}/R_{G2}$,

$$
\beta
$$
1 = β 2 = β , and the noise gain becomes $G_N = \frac{1}{\beta} = 1 + \frac{R_F}{R_G}$.

The noise currents are uncorrelated with the same mean-square value, and each producesan output voltage that is equal to the noise current multiplied by the associated feedback resistance.

The noise voltage density at the V_{OCM} pin is V_{nCM} . When the feedback networks have the same feedback factor, as in most cases, the output noise due to v_{nCM} is common-mode and the output noise from V_{OCM} is zero.

Each of the four resistors contributes $(4kTR_{xx})^{1/2}$. The noise from the feedback resistors appears directly at the output, and the noise from the gain resistors appears at the output multiplied by R_F/R_G .

The total differential output noise density, v_{nOD} , is the root-sumsquare of the individual output noise terms.

$$
\nu_{nOD}=\sqrt{\sum_{\rm i=1}^8(\nu_{nODi})^2}
$$

Table 11. Output Noise Voltage Density Calculations for Matched Feedback Networks

Table 12. Differential Input, DC-Coupled, $V_s = 5$ V

Table 13. Single-Ended Ground-Referenced Input, DC-Coupled, $R_S = 50 \Omega$, $V_S = 5 V$

¹ $R_{G2} = R_{G1} + (R_S||R_T)$.

[Table 11 s](#page-17-2)ummarizes the input noise sources, the multiplication factors, and the output-referred noise density terms.

[Table 12 a](#page-17-3)n[d Table 13 l](#page-17-4)ist several common gain settings, associated resistor values, input impedance, and output noise density for both balanced and unbalanced input configurations.

IMPACT OF MISMATCHES IN THE FEEDBACK NETWORKS

As previously mentioned, even if the external feedback networks (R_F/R_G) are mismatched, the internal common-mode feedback loop still forces the outputs to remain balanced. The amplitudes of the signals at each output remain equal and 180° out of phase. The input-to-output differential mode gain varies proportionately to the feedback mismatch, but the output balance is unaffected.

The gain from the V_{OCM} pin to $V_{\text{O, dm}}$ is equal to

$$
2(\beta1-\beta2)/(\beta1+\beta2)
$$

When $β1 = β2$, this term goes to zero and there is no differential output voltage due to the voltage on the V_{OCM} input (including noise). The extreme case occurs when one loop is open and the other has 100% feedback; in this case, the gain from V_{OCM} input to VO, dm is either +2 or −2, depending on which loop is closed. The feedback loops are nominally matched to within 1% in most applications, and the output noise and offsets due to the V_{OCM} input are negligible.

If the loops are intentionally mismatched by a large amount, it is necessary to include the gain term from V_{OCM} to $V_{O, dm}$ and account for the extra noise. For example, if β 1 = 0.5 and β 2 = 0.25, the gain from V_{OCM} to $V_{\text{O, dm}}$ is 0.67. If the V_{OCM} pin is set to 0.9 V, a differential offset voltage is present at the output of $(0.9 \text{ V})(0.67) = 0.6 \text{ V}$. The differential output noise contribution is $(5 \text{ nV}/\sqrt{\text{Hz}})(0.67) = 3.35 \text{ nV}/\sqrt{\text{Hz}}$. Both of these results are undesirable in most applications; therefore, it is best to use nominally matched feedback factors.

Mismatched feedback networks also result in a degradation of the ability of the circuit to reject input common-mode signals, much the same as for a four-resistor difference amplifier made from a conventional op amp.

As a practical summarization of the previous issues, resistors of 1% tolerance produce a worst-case input CMRR of approximately 40 dB, a worst-case differential-mode output offset of 9 mV due to a 0.9 V V_{OCM} input, negligible V_{OCM} noise contribution, and no significant degradation in output balance error.

INPUT COMMON-MODE VOLTAGE RANGE

The input common-mode range at the summing nodes of the ADA4930-1/ADA4930-2 is specified as 0.3 V to 1.5 V at $V_s = 3.3$ V. To avoid nonlinearities, the voltage swing at the +IN and −IN terminals must be confined to these ranges.

Data Sheet **ADA4930-1/ADA4930-2**

MINIMUM RG VALUE

Due to the wide bandwidth of the ADA4930-1/ADA4930-2, the value of R_G must be greater than or equal to 301 Ω at unity gain to provide sufficient damping in the amplifier front end. In the terminated case, R_G includes the Thevenin resistance of the source and load terminations.

SETTING THE OUTPUT COMMON-MODE VOLTAGE

The V_{OCM} pin of the ADA4930-1/ADA4930-2 is biased at 3/10 of the total supply voltage above $-V_S$ with an internal voltage divider. The input impedance of the V_{OCM} pin is 8.4 kΩ. When relying on the internal bias, the output common-mode voltage is within about 100mV of the expected value.

In cases where accurate control of the output common-mode level is required, it is recommended that an external source or resistor divider be used with source resistance less than 100 Ω . The output common-mode offset listed in th[e Specifications](#page-2-0) section assumes that the V_{OCM} input is driven by a low impedance voltage source.

It is also possible to connect the V_{OCM} input to a common-mode voltage (V_{CM}) output of an ADC. However, care must be taken to ensure that the output has sufficient drive capability. The input impedance of the V_{OCM} pin is approximately 10 kΩ. If multiple ADA4930-1/ADA4930-2 devices share one reference output, it is recommendedthat a buffer be used.

CALCULATING THE INPUT IMPEDANCE FOR AN APPLICATION CIRCUIT

The effective input impedance depends on whether the signal source issingle-ended or differential. For a balanced differential input signal, as shown i[n Figure 44,](#page-18-3) the input impedance $(R_{IN, dm})$ between the inputs (+D_{IN} and $-D_{\text{IN}}$) is $R_{\text{IN, dm}} = 2 \times R_{\text{G}}$.

Figure 44. ADA4930-1/ADA4930-2 Configured for Balanced (Differential) Inputs

For an unbalanced single-ended input signal, as shown in [Figure 45,](#page-18-4) the input impedance is

$$
R_{\text{IN,SE}} = R_{\text{G1}} \frac{\beta 1 + \beta 2}{\beta 1(\beta 2 + 1)}
$$

where:

Figure 45. ADA4930-1/ADA4930-2 with Unbalanced (Single-Ended) Input

09209-052

For a balanced system where $R_{G1} = R_{G2} = R_G$ and $R_{F1} = R_{F2} = R_F$, the equations simplify to

$$
\beta_1 = \beta_2 = \frac{R_G}{R_G + R_F} \text{ and } R_{IN,SE} = \begin{pmatrix} R_G \\ R_G \\ \frac{R_F}{1 - \frac{R_F}{2(R_G + R_F)}} \end{pmatrix}
$$

The input impedance of the circuit is effectively higher than it would be for a conventional op amp connected as an inverter because a fraction of the differential output voltage appears at the inputs as a common-mode signal, partially bootstrapping the voltage across the input resistor R_{GI} . The common-mode voltage at the amplifier input terminals can be easily determined by noting that the voltage at the inverting input is equal to the noninverting output voltage divided down by the voltage divider formed by R_{F2} and R_{G2} . This voltage is present at both input terminals due to negative voltage feedback and is in phase with the input signal, thus reducing the effective voltage across R_{GI} , partially bootstrapping it.

Terminating a Single-Ended Input

This section describes the five steps that properly terminate a single-ended input to the ADA4930-1/ADA4930-2.Assume a system gain of 1, $R_{F1} = R_{F2} = 301 \Omega$, an input source with an opencircuit output voltage of 2 V p-p, and a source resistance of 50 Ω . [Figure 46](#page-19-0) shows this circuit.

1. Calculate the input impedance.

$$
\beta
$$
1 = β *2* = 301/602 = 0.5 and RN = 401.333 Ω

Figure 46. Single-Ended Input Impedance RIN

2. Add a termination resistor, R_T . To match the 50 Ω source resistance, R_T is added. Because R_T||401.33 Ω = 50 Ω , R_T = 57.116 Ω.

Figure 47. Adding Termination Resistor RT

3. Replace the source-termination resistor combination with its Thevenin equivalent. The Thevenin equivalent of the source resistance R_s and the termination resistance R_T is $R_{TH} = R_s || R_T = 26.66 \Omega$. The Thevenin equivalent of the source voltage is

- 4. Set $R_{F1} = R_{F2} = R_F$ to maintain a balanced system. Compensate the imbalance caused by R_{TH} . There are two methods available to compensate, which follow:
	- Add R_{TH} to R_{G2} to maintain balanced gain resistances

and increase R_{F1} and R_{F2} to R_F =
$$
\frac{V_s}{V_{TH}}
$$
 Gain(R_G + R_{TH}) to
maintain the system gain.

• Decrease R_{G2} to R_{G2} = $\frac{R_{\rm F} \times V_{\rm TH}}{V_{\rm S} \times \text{Gain}}$ S $\frac{F}{N} \times V_{TH}$ to maintain system

gain and decrease R_{G1} to $(R_{G2} - R_{TH})$ to maintain balanced gain resistances.

The first compensation methodis used in the Analog Devices DiffAmpCalc™tool. Using the second compensation method, $R_{G2} = 160.498 \Omega$ and $R_{G1} = 160.498 - 26.66 = 133.837 \Omega$. The modified circuit is shown i[n Figure 49.](#page-19-1)

Figure 49. Thevenin Equivalent with Matched Gain Resistors

[Figure 49](#page-19-1) presents an easily manageable circuit with matched feedbackloops that can be easily evaluated.

5. The modified gain resistor, R_{GI} , changes the input impedance. Repeat Step 1 through Step 4 several times using the modified value of R_{G1} from the previous iteration until the value of R_T does not change from the previous iteration. After three additional iterations, the change in R_{GI} is less than 0.1%. The final circuit is shown i[n Figure 50](#page-19-2) with the closest 0.5% resistor values.

Figure 50. Terminated Single-Ended-to-Differential System with G = 1

09209-054

Data Sheet **ADA4930-2**

Terminating a Single-Ended Input in aSingle-Supply Applications

When the application circuit o[f Figure 50](#page-19-2) is powered by a single supply, the common-mode voltage at the amplifier inputs, V_P and V_N , may have to be raised to comply with the specified input common-mode range. Two methods are available: a dc bias on the source, as shown in [Figure 51,](#page-20-0) or by connecting resistors R_{CM} between each input and the supply, as shown o[n Figure 54.](#page-21-0)

Input Common-Mode Adjustment with DC Biased Source

To drive a 1.8 V ADC with $V_{CM} = 1$ V, a 3.3 V single supply minimizesthe power dissipation of the ADA4930-1/ADA4930-2. The application circuit o[fFigure 50](#page-19-2) on a 3.3V single supply with a dc bias added to the source is shown i[n Figure 51.](#page-20-0)

Figure 51. Single-Supply, Terminated Single-Ended-to-Differential System with G = 1

To determine the minimum required dc bias, the following steps must be taken:

1. Convert the terminated inputs to their Thevenin equivalents, as shown in the [Figure 52](#page-20-1) circuit.

Figure 52. Thevenin Equivalent of Single-Supply Application Circuit

2. Write a nodal equation for V_{P} or V_{N} .

$$
\begin{split} V_{P} &= V_{TH} + V_{DC-TH} + \frac{142 + 28.11}{301 + 142 + 28.11} \Big(V_{ON} - V_{TH} - V_{DC-TH} \Big) \\ V_{N} &= V_{DC-TH} + \frac{142 + 28.11}{301 + 142 + 28.11} \Big(V_{OP} - V_{DC-TH} \Big) \end{split}
$$

Recognize that while the ADA4930-1/ADA4930-2 is in its linear operating region, V_{P} and V_{N} are equal. Therefore, both equations in Step 2 give equal results.

- 3. To comply with the minimumspecified input common-mode voltage of 0.3 V at V_s = 3.3 V, set the minimum value of V_P and V_N to 0.3 V.
- 4. Recognize that V_P and V_N are at their minimum values when V_{OP} and V_s are at their minimum (and therefore V_{ON} is at its maximum).

Let

$$
\begin{aligned} V_{\rm P\, min} &= V_{\rm N\, min} = 0.3 \, \, V_{\rm}, \, V_{\rm OCM} = V_{\rm CM} = 1 \, \, V_{\rm}, \, V_{\rm TH\, min} = - V_{\rm TH}/2 \\ V_{\rm ON\, max} &= V_{\rm OCM} + V_{\rm OUT, \, dm}/4 \, \text{and} \, V_{\rm OP\, min} = V_{\rm OCM} - V_{\rm OUT, \, dm}/4 \end{aligned}
$$

Substitute conditions into the nodal equation for V_{P} and solve for V_{DC-TH} .

$$
0.3 = -1.124/2 + V_{DCTH} + 0.361 \times (1 + 1.99/4 + 1.124/2 - V_{DCTH})
$$

 $0.3 + 0.562 - 0.361 - 0.18 - 0.203 = 0.639 V_{DCTH}$

 $V_{D C-TH} = 0.186$ V

Or

Substitute conditions into the nodal equation for V_N and solve for V_{DC-TH} .

 $0.3 = V_{DCTH} + 0.361 \times (1 - 1.99/4 - V_{DCTH})$

 $0.3 - 0.361 + 0.18 = 0.639 \times V_{DCTH}$

 $V_{DCTH} = 0.186$ V

5. Converting VDC-TH from its Thevenin equivalent results in

$$
V_{DC} = \frac{R_s + R_{TH}}{R_{TH}} \times 0.186 = 0.33
$$
 V

The final application circuit is shown i[n Figure 53.](#page-20-2) The additional dc bias of 0.33 V at the inputs ensures that the minimum input common-mode requirements are met when the source signal is bipolar with a 2 V p-p amplitude and V_{OCM} is at 1 V.

Figure 53. Single-Supply Application Circuit with DC Source Bias

Input Common-Mode Adjustment with Resistors

The circuit shown i[n Figure 54](#page-21-0) shows an alternate method to bias the amplifier inputs, eliminating the dc source.

Figure 54. Single-Supply Biasing Scheme with Resistors

Define $\beta_1 = R_P/R_{F1}$ and $\beta_2 = R_N/R_{F2}$, where $R_P = R_{G1} ||R_{CM}|| R_{F1}$ and $R_N = R_{G2} || R_{CM} || R_{F2}$.

Set $R_{F1} = R_{F2} = R_F$ to maintain a balanced system, as shown.

Write a nodal equation at V_P and solve for V_P .

$$
V_{P} = \frac{\beta 1 \beta 2}{\beta 1 + \beta 2} \left(\frac{R_{F}}{R_{G1}} V_{IN} + 2V_{OCM} + V_{S} \frac{2R_{F}}{R_{CM}} \right)
$$

Determine VP min. This is the minimum input common-mode voltage from th[e Specifications](#page-2-0) section. For a 3.3 V supply, $V_{P \min}$ $= 0.3$ V.

Determine the minimum input voltage, $V_{IN min}$ at the output of the source. Recognize that once properly terminated, the source voltage is ½ of its open circuit value. Therefore, $V_{IN min} = -0.5 V$.

Rearrange the V_P equation for R_{CM}

$$
\frac{1}{R_{CM}} = \frac{1}{2V_{S}R_{F}} \left(\frac{\beta I + \beta 2}{\beta I \beta 2} V_{P\min} - \frac{R_{F}}{R_{G1}} V_{IN\min} - 2V_{OCM} \right)
$$

Calculate the following:

- 1. β1 and β2. For the circuit shown in [Figure 54,](#page-21-0) $β1 = 0.5$ and $β2 = 0.5$.
- 2. R_{CM} for V_{P min} = 0.3 V and V_{N min} = -0.5 V. R_{CM} = 9933 Ω.
- 3. The new values for $β1$ and $β2$. $β1 = 0.4925$ and $β2 = 0.4925$.
- 4. The input impedance using the following:

$$
R_{IN-SE} = R_{GI} \left(\frac{1}{1 - \frac{V_P}{V_{INP}}} \right) = R_{GI} \left(\frac{\beta I + \beta 2}{\beta I + \beta 2 - \frac{R_{FI}}{R_{GI}} \beta I \beta 2} \right)
$$

 R_{IN-SE} = 399.35 Ω .

- 5. R_T, R_{TH}, and V_{TH}. R_T = 57.16 Ω, R_{TH} = 26.67 Ω, and $V_{TH} = 1.067$ V.
- 6. The new values for R_{G1} and R_{G2}. R_{G2} = 160.55 Ω and $R_{G1} = 133.88$ Ω.
- 7. The new values for β 1 and β 2. β 1 = 0.284 and β 2 = 0.317.
- 8. The new value of R_{CM}. R_{CM} = 4759.63 Ω .
- 9. Repeat Step 3 through Step 8 until the values of R_{G1} and R_{G2} remain constant between iterations.After four iterations, the final circuit is shown in [Figure 55.](#page-21-1)

Figure 55. Single-Supply, Single-Ended Input System with Bias Resistors

LAYOUT, GROUNDING, AND BYPASSING

The ADA4930-1/ADA4930-2 are high speed devices. Realizing their superior performance requires attention to the details of high speed PCB design.

The first requirement is touse a multilayer PCB with solid ground and power planes that cover as much of the board area as possible.

Bypass each power supply pin directly to a nearby ground plane, as close to the device as possible. Use 0.1 µF high frequency ceramic chip capacitors.

Provide low frequency bulk bypassing, using 10 µF tantalum capacitors from each supply to ground.

Stray transmission line capacitance in combination with package parasitics can potentially form a resonant circuit at high frequencies, resulting in excessive gain peaking or possible oscillation.

Signal routing should be short and direct to avoid such parasitic effects. Provide symmetrical layout for complementary signals to maximize balanced performance.

Figure 56. ADA4930-1 Ground and Power Plane Voiding in the Vicinity of R_F and R_G

Use radio frequency transmission lines to connect the driver and receiver to the amplifier.

Minimize stray capacitance at the input/output pins by clearing the underlying ground and low impedance planes near these pins (se[e Figure 56\)](#page-22-1).

If the driver/receiver is more than one-eighth of the wavelength from the amplifier, the signal trace widths should be minimal. This nontransmission line configuration requires the underlying and adjacent ground and low impedance planes to be cleared near the signal lines.

The exposed thermal paddle is internally connected to the ground pin of the amplifier. Solder the paddle to the low impedance ground plane on the PCB to ensure the specified electrical performance and to provide thermal relief. To reduce thermal impedance further, it is recommended that the ground planes on all layers under the paddle be connected together with vias.

Figure 57. Recommended PCB Thermal Attach Pad Dimensions (Millimeters)

Figure 58. Cross-Section of 4-Layer PCB Showing Thermal Via Connection to Buried Ground Plane (Dimensions in Millimeters)

HIGH PERFORMANCE ADC DRIVING

The ADA4930-1/ADA4930-2 provide excellent performance in 3.3 V single-supply applications.

The circuit shown i[n Figure 59](#page-23-1) is an example of the ADA4930-1 driving an AD9255, 14-bit, 80MSPS ADC that is specified to operate with a single 1.8 V supply. The performance of the ADC is optimized when it is driven differentially, making the best use of the signal swing available within the 1.8 V supply. The ADA4930-1 performs the single-ended-to-differential conversion, commonmode levelshifting, and buffering of the driving signal.

The ADA4930-1 is configured for a single-ended input to differential output with a gain of 2 V/V. The 84.5 Ω termination resistor, in parallel with the single-ended input impedance of 95.1 Ω, provides a 50 Ω termination for the source. The additional 31.6 Ω (95 Ω total) at the inverting input balances the parallel impedance of the 50 Ω source and the termination resistor that drives the noninverting input.

The V_{OCM} pin is connected to the VCM output of the AD9255 and sets the output common mode of the ADA4930-1 at 0.9V.

Note that a dc bias must be added to the signal source and its Thevenin equivalent to the gain resistor on the inverting side to ensure that the inputs of the ADA4930-1 are kept at or above the specified minimum input common-mode voltage at all times.

The 0.5 V dcbias at the signal source and the 0.314V dc bias on the gain resistor at the inverting input set the inputs of the ADA4930-1 to \sim 0.48 V dc. With 1 V p-p maximum signal swing at the input, the ADA4930-1 inputs swing between 0.36 V and 0.6 V.

For a common-mode voltage of 0.9V, each ADA4930-1 output swings between 0.401 V and 1.398 V, providing a 1.994 V p-p differential output.

A third-order, 40MHz, low-pass filter between the ADA4930-1 and the AD9255 reduces the noise bandwidth of the amplifier and isolates the driver outputs from the ADC inputs.

The circuit shown i[n Figure](#page-23-2) 60 is an example of ½ of an ADA4930-2 driving ½ of an AD9640, a 14-bit, 80 MSPS ADC that is specified to operate with a single 1.8 V supply. The performance of the ADC is optimized when it is driven differentially, making the best use of the signal swing available within the 1.8 V supply. The ADA4930-2 performs the singleended-to-differential conversion, common-mode level shifting, and buffering of the driving signal.

The ADA4930-2 is configured for a single-ended input to differential output with a gain of 2 V/V. The 88.5 Ω termination resistor, in parallel with the single-ended input impedance of 114.75 Ω, provides a 50 Ω termination for the source. The increased gain resistance at the inverting input balances the 50 Ω source resistance and the termination resistor that drives the noninverting input.

The V_{OCM} pin is connected to the CML output of the AD9640 and sets the output common mode of the ADA4930-2 at 1 V.

The 739 Ω resistors between each input and the 3.3 V supply provide the necessary dc bias to guarantee compliance with the input common-mode range of the ADA4930-2.

For a common-mode voltage of 1 V, each ADA4930-2 output swings between 0.501 V and 1.498 V, providing a 1.994 V p-p differential output.

A third-order, 40 MHz, low-pass filter between the ADA4930-2 and the AD9640 reduces the noise bandwidth of the amplifier and isolates the driver outputs from the ADC inputs.

Figure 60. Driving an AD9640, 14-Bit, 80 MSPS ADC

OUTLINE DIMENSIONS

Figure 62. 24-Lead Lead Frame Chip Scale Package [LFCSP]

4 mm × 4 mm Body and 0.75 mm Package Height

(CP-24-14) Dimensions shown in millimeters

ORDERING GUIDE

1 Z = RoHS Compliant Part.

©2010–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09209-0-11/17(D)

www.analog.com

Rev. D | Page 25 of 25

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADA4930-1YCPZ-RL ADA4930-2YCPZ-R7 ADA4930-2YCPZ-RL ADA4930-1SCPZ-EPR2 ADA4930-2YCPZ-R2