MICROCHIP 25LC010A/25LC020A/25LC040A

1-Kbit to 4-Kbit SPI Serial EEPROM High Temp Data Sheet

| Part Number | Density (bits) | Organization | Vcc Range | Max. Speed (MHz) | Page Size (Bytes) | Temp. Range | Package |
|-------------|-------------------|--------------|-----------|---------------------|----------------------|----------------|---------|
| 25LC010A | 1K | 128 x 8 | 2.5V-5.5V | 5 | 16 | Н | SN |
| 25LC020A | 2K | 256 x 8 | 2.5V-5.5V | 5 | 16 | Н | SN |
| 25LC040A | 4K | 512 x 8 | 2.5V-5.5V | 5 | 16 | Н | SN |

Device Selection Table

Features

- 5 MHz Maximum Clock Speed
- Low-Power CMOS Technology:
 - Write Current: 5 mA at 5.5V (maximum)
 - Read Current: 5 mA at 5.5V, 5 MHz
 - Standby Current: 10 µA at 5.5V
- 128 x 8 through 512 x 8-bit Organization
- Byte and Page-level Write Operations
- Self-Timed Erase and Write Cycles (6 ms maximum)
- Block Write Protection:
 - Protect none, 1/4, 1/2 or all of array
- Built-in Write Protection:
 - Power-on/off data protection circuitry
 - Write enable latch
 - Write-protect pin
- · Sequential Read
- High Reliability:
 - Endurance: >1M erase/write cycles
 - Data retention: > 200 years
 - ESD protection: > 4000V
- Temperature Range Supported:
- Extended (H): -40°C to +150°C
- RoHS Compliant
- Automotive AEC-Q100 Qualified

Package Types (not to scale)

| SOIC (SN) | | | | | | | | |
|-----------------------|------------|----------------------------------|--|--|--|--|--|--|
| SO I WP I VSS I | 2 7 3 6 | I VCC I HOLD I SCK I SI | | | | | | |
| | | | | | | | | |

Description

Microchip Technology Inc. 25LCXXXA⁽¹⁾ devices are low-density 1 through 4 Kbit Serial Electrically Erasable PROMs (EEPROM). The devices are organized in blocks of x8-bit memory and support the Serial Peripheral Interface (SPI) compatible serial bus architecture. Byte-level and page-level functions are supported.

The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (\overline{CS}) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

Note 1: 25LCXXXA is used in this document as a generic part number for the 25LC010A/ 25LC020A/25LC040A devices.

Packages

8-Lead SOIC

Pin Function Table

| Name | Function | |
|------|--------------------|--|
| CS | Chip Select Input | |
| SO | Serial Data Output | |
| WP | Write-Protect | |
| Vss | Ground | |
| SI | Serial Data Input | |
| SCK | Serial Clock Input | |
| HOLD | Hold Input | |
| Vcc | Supply Voltage | |

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

| Vcc | 6.5V |
|-----------------------------------|------------------------------|
| All inputs and outputs w.r.t. Vss | -0.6V to Vcc +1.0V |
| Storage temperature | 65°C to 155°C |
| Ambient temperature under bias | 40°C to 150°C ⁽¹⁾ |
| ESD protection on all pins | |

Note 1: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time between 125°C and 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc..

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

| DC CHARACTERISTICS | | | Electrical Characteristics: Extended (H): TA = -40°C to +150°C Vcc = 2.5V to 5.5V | | | | |
|--------------------|-------|--|--|---------|-------|--|--|
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Test Conditions | |
| D001 | VIH1 | High-level input voltage | 0.7 x Vcc | Vcc + 1 | V | | |
| D002 | VIL1 | | -0.3 | 0.3Vcc | V | Vcc ≥ 2.7V (Note) | |
| D003 | VIL2 | Low-level input voltage | -0.3 | 0.2Vcc | V | Vcc < 2.7V (Note) | |
| D004 | Vol | | — | 0.4 | V | IOL = 2.1 mA | |
| D005 | Vol | Low-level output voltage | — | 0.2 | V | IOL = 1.0 mA | |
| D006 | Vон | High-level output voltage | Vcc - 0.5 | — | V | ЮН = -400 μА | |
| D007 | Iц | Input leakage current | — | ±2 | μΑ | \overline{CS} = VCC, VIN = VSS OR VCC | |
| D008 | Ilo | Output leakage current | — | ±2 | μΑ | CS = VCC, VOUT = VSS OR VCC | |
| D009 | CINT | Internal Capacitance (all inputs and outputs) | _ | 7 | pF | TA = 25°C, CLK = 1.0 MHz, Vcc = 5.0V (Note) | |
| D010 | Icc | | — | 5 | mA | Vcc = 5.5V; Fclк = 5.0 MHz; SO = Open | |
| D010 | Read | Operating Current | _ | 2.5 | mA | Vcc = 2.5V; FcLk = 3.0 MHz; SO = Open | |
| D011 | | | _ | 5 | mA | Vcc = 5.5V | |
| D011 | Write | | | 3 | mA | Vcc = 2.5V | |
| D012 | Iccs | Standby Current | — | 10 | μA | \overline{CS} = Vcc = 5.5V, Inputs tied to Vcc or Vss, 150°C | |

TABLE 1-1: DC CHARACTERISTICS

Note:

This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

| AC CHARACTERISTICS | | Electrical (Extended (| | | to +150°C Vcc = 2.5V to 5.5V | |
|--------------------|----------|-----------------------------|------|------|------------------------------|----------------------------|
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Test Conditions |
| 1 | FCLK | Clock Frequency | | 5 | MHz | $4.5V \leq Vcc \leq 5.5V$ |
| 1 | TOLK | Clock Trequency | — | 3 | MHz | $2.5V \leq Vcc < 4.5V$ |
| 2 | Tcss | CS Setup Time | 100 | — | ns | $4.5V \leq Vcc \leq 5.5V$ |
| 2 | 1000 | | 150 | — | ns | $2.5V \leq Vcc < 4.5V$ |
| 3 | Тсѕн | CS Hold Time | 200 | — | ns | $4.5V \leq Vcc \leq 5.5V$ |
| 5 | ТСЭП | | 250 | — | ns | $2.5V \leq Vcc < 4.5V$ |
| 4 | TCSD | CS Disable Time | 50 | — | ns | — |
| 5 | Tsu | Data Satun Tima | 20 | — | ns | $4.5V \leq Vcc \leq 5.5V$ |
| 5 | ISU | Data Setup Time | 30 | — | ns | $2.5V \leq Vcc < 4.5V$ |
| 6 | Tup | Data Hold Time | 40 | — | ns | $4.5V \leq Vcc \leq 5.5V$ |
| 6 | THD | | 50 | _ | ns | $2.5V \leq Vcc < 4.5V$ |
| 7 | TR | CLK Rise Time | — | 100 | ns | (Note 1) |
| 8 | TF | CLK Fall Time | _ | 100 | ns | (Note 1) |
| 0 | T | Cleak Llich Time | 100 | _ | ns | $4.5V \le Vcc \le 5.5V$ |
| 9 | Тні | Clock High Time | 150 | _ | ns | $2.5V \leq Vcc < 4.5V$ |
| 40 | T | | 100 | _ | ns | $4.5V \le Vcc \le 5.5V$ |
| 10 | Tlo | Clock Low Time | 150 | _ | ns | $2.5V \leq Vcc < 4.5V$ |
| 11 | TCLD | Clock Delay Time | 50 | _ | ns | — |
| 12 | TCLE | Clock Enable Time | 50 | _ | ns | — |
| 40 | T | | — | 100 | ns | $4.5V \le Vcc \le 5.5V$ |
| 13 | Τv | Output Valid from Clock Low | _ | 160 | ns | $2.5V \leq Vcc < 4.5V$ |
| 14 | Тно | Output Hold Time | 0 | _ | ns | (Note 1) |
| 45 | Taxa | Output Disable Time | _ | 80 | ns | 4.5V ≤ Vcc ≤ 5.5V (Note 1) |
| 15 | TDIS | Output Disable Time | _ | 160 | ns | 2.5V ≤ Vcc ≤ 4.5V (Note 1) |
| 10 | T | | 40 | _ | ns | $4.5V \le Vcc \le 5.5V$ |
| 16 | THS | HOLD Setup Time | 80 | | ns | $2.5V \leq Vcc < 4.5V$ |
| 47 | - | | 40 | | ns | $4.5V \le Vcc \le 5.5V$ |
| 17 | Тнн | HOLD Hold Time | 80 | _ | ns | $2.5V \leq Vcc < 4.5V$ |
| 10 | - | | — | 60 | ns | 4.5V ≤ Vcc ≤ 5.5V (Note 1) |
| 18 | THZ | HOLD Low to Output High-Z | _ | 160 | ns | 2.5V ≤ Vcc < 4.5V (Note 1) |
| 10 | - | | — | 60 | ns | $4.5V \le Vcc \le 5.5V$ |
| 19 | Тн∨ | HOLD High to Output Valid | _ | 160 | ns | $2.5V \leq Vcc < 4.5V$ |

Note 1: This parameter is periodically sampled and not 100% tested.

2: Twc begins on the rising edge of \overline{CS} after a valid write sequence and ends when the internal write cycle is complete.

3: This parameter is not tested but ensured by characterization.

TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

| AC CHARACTERISTICS | | | Electrical C Extended (| | | to +150°C Vcc = 2.5V to 5.5V |
|-----------------------------------|-----|---------------------------|----------------------------|------|-------|---|
| Param. No. Sym. Characteristic | | | Min. | Max. | Units | Test Conditions |
| 20 | Twc | Internal Write Cycle Time | — | 6 | ms | (Note 2) |
| 21 | | Endurance | 1M | | | Page Mode, 25°C, Vcc = 5.5V (Note 3) |

Note 1: This parameter is periodically sampled and not 100% tested.

2: Twc begins on the rising edge of $\overline{\text{CS}}$ after a valid write sequence and ends when the internal write cycle is complete.

3: This parameter is not tested but ensured by characterization.

TABLE 1-3: AC TEST CONDITIONS

| AC Waveform: | | | | | |
|------------------------------------|----------|--|--|--|--|
| VLO = 0.2V | — | | | | |
| VHI = VCC - 0.2V | (Note 1) | | | | |
| VHI = 4.0V | (Note 2) | | | | |
| CL = 50 pF | — | | | | |
| Timing Measurement Reference Level | | | | | |
| Input | 0.5 Vcc | | | | |
| Output | 0.5 Vcc | | | | |

Note 1: For VCC $\leq 4.0V$

2: For VCC > 4.0V

25LC010A/25LC020A/25LC040A

FIGURE 1-1: HOLD TIMING






FIGURE 1-2: SERIAL INPUT TIMING







2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

| Name | 8-Lead SOIC | Function |
|------|-------------|--------------------|
| CS | 1 | Chip Select Input |
| SO | 2 | Serial Data Output |
| WP | 3 | Write-Protect Pin |
| Vss | 4 | Ground |
| SI | 5 | Serial Data Input |
| SCK | 6 | Serial Clock Input |
| HOLD | 7 | Hold Input |
| Vcc | 8 | Supply Voltage |

| | | _ |
|------------|-------------------|----|
| TABLE 2-1: | PIN FUNCTION TABL | .Е |

2.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the \overline{CS} input signal. If \overline{CS} is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on \overline{CS} after a valid write sequence initiates an internal write cycle. After power-up, a low level on \overline{CS} is required prior to any sequence being initiated.

2.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25LCXXXA. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

2.3 Write-Protect (WP)

The WP pin is a hardware write-protect input pin. When it is low, all write to the array or STATUS registers are disabled, but any other operations function normally. When WP is high, all functions including nonvolatile writes, operate normally. At any time, when WP is low, the write enable Reset latch will be reset and programming will be inhibited. However, if a write cycle is already in progress, WP going low will not change or disable the write cycle. See Table 3-5 for Write-Protect Functionality Matrix.

2.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

2.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a host and the 25LCXXXA. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

2.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25LCXXXA while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence.

The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-to-low transition. The 25LCXXXA must remain selected during this sequence. The SI and SCK levels are "don't cares" during the time the device is paused and any transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not be resumed until the next SCK high-to-low transition.

The SO line will tri-state immediately upon a high-tolow transition of the HOLD pin, and will begin outputting again immediately upon a subsequent low-to-high transition of the HOLD pin, independent of the state of SCK.

3.0 FUNCTIONAL DESCRIPTION

3.1 Principles of Operation


The 25LCXXXA are low-density serial EEPROMs designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC[®] microcontrollers. The 25LCXXXA may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol.

The 25LCXXXA contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low and the HOLD pin must be high for the entire operation.

Table 3-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred Most Significant bit (MSb) first, Least Significant bit (LSb) last.

Data (SI) is sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25LCXXXA in 'HOLD' mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

BLOCK DIAGRAM



| Instruction Name | Instruction Format | Description |
|------------------|-------------------------|---|
| READ | 0000 A ₈ 011 | Read data from memory array beginning at selected address |
| WRITE | 0000 A ₈ 010 | Write data to memory array beginning at selected address |
| WRDI | 0000 x100 | Reset the write enable latch (disable write operations) |
| WREN | 0000 x110 | Set the write enable latch (enable write operations) |
| RDSR | 0000 x101 | Read STATUS register |
| WRSR | 0000 x001 | Write STATUS register |

TABLE 3-1: INSTRUCTION SET

Note: For the 24LC040A device, A_8 is the 9th address bit, which is used to address the entire 512 byte array. For the 24LC020A and 24LC010A devices, A_8 is a don't care.

x = don't care.


3.2 Read Sequence

The device is selected by pulling \overline{CS} low. The 8-bit READ instruction is transmitted to the 25LCXXXA followed by the 8-bit address. For the 25LC040A the MSb (A8) is sent to the client during the instruction sequence. See Figure 3-1 for more details.

After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses.

The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to address 000h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the $\overline{\text{CS}}$ pin (Figure 3-1).





3.3 Write Sequence

Prior to any attempt to write data to the 25LCXXXA, the write enable latch must be set by issuing the WREN instruction (Figure 3-4). This is done by setting \overline{CS} low and then clocking out the proper instruction into the 25LCXXXA. After all eight bits of the instruction are transmitted, the \overline{CS} must be brought high to set the write enable latch.

If the write operation is in<u>itia</u>ted immediately after the WREN instruction without CS being brought high, the data will not be written to the array because the write enable latch will not have been properly set.

Once the write enable latch is set, the user may proceed by setting the CS low, issuing a WRITE instruction, followed by the 8-bit address, and then the data to be written. Up to 16 bytes can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page. Additionally a page address begins with 'XXXX 0000' and ends with 'XXXX 1111'. If the internal address counter reaches 'XXXX 1111' and clock signals continue to be applied to the ship, the address counter will roll back to the first address of the page and over-write any data that previously existed in those locations.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and, end at addresses that are integer multiples of page size - 1. If a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the \overline{CS} must be brought high after the Least Significant bit (D0) of the n^{th} data byte has been clocked in. If \overline{CS} is brought high at any other time, the write operation will not be completed. Refer to Figure 3-6 and Figure 3-4 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WIP, WEL, BP1 and BP0 bits (Figure 3-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.





FIGURE 3-2: BYTE WRITE SEQUENCE

25LC010A/25LC020A/25LC040A




3.4 Write Enable (WREN) and Write Disable (WRDI)

The 25LCXXXA contains a write enable latch. See Table 3-5 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch.


The following is a list of conditions under which the write enable latch will be reset:

- Power-up
- WRDI instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed
- WP pin is brought low









3.5 **Read Status Register Instruction** (RDSR)

The Read Status Register instruction (RDSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

TABLE 3-2: STATUS REGISTER


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|---|-----|-----|-----|-----|
| - | - | Ι | Ι | W/R | W/R | R | R |
| Х | Х | Х | Х | BP1 | BP0 | WEL | WIP |
| Note: | W/R = writable/readable. R = read-only. | | | | | | |

The Write-In-Process (WIP) bit indicates whether the 25LCXXXA is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The Write Enable Latch (WEL) bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 3-4 and Figure 3-5.

The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile, and are shown in Table 3-3.

See Figure 3-6 for the RDSR timing sequence.



3.6 Write Status Register Instruction (WRSR)

The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 3-2. The user is able to select one of four levels of protection for the array by

writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two or all four of the segments of the array. The partitioning is controlled as shown in Table 3-3.

See Figure 3-6 for the WRSR timing sequence.

TABLE 3-3: ARRAY PROTECTION

| BP1 | BP0 | Array Addresses Write-Protected | Array Addresses Unprotected |
|-----|-----|------------------------------------|--------------------------------|
| 0 | 0 | None | All |
| 0 | 1 | Upper 1/4 | Lower 3/4 |
| 1 | 0 | Upper 1/2 | Lower 1/2 |
| 1 | 1 | All | None |

TABLE 3-4: ARRAY PROTECTED ADDRESS LOCATIONS


| Density | Upper 1/4 | Upper 1/2 | All | |
|---------|-------------|-------------|-------------|--|
| 1K | 60h - 7Fh | 40h - 7Fh | 00h - 7Fh | |
| 2K | C0h - FFh | 80h - FFh | 00h - FFh | |
| 4K | 180h - 1FFh | 100h - 1FFh | 000h - 1FFh | |

TABLE 3-5: WRITE-PROTECT FUNCTIONALITY MATRIX

| WP (pin 3) | WEL (SR bit 1) | Protected Blocks | Unprotected Blocks | STATUS Register | |
|---------------|-------------------|------------------|--------------------|-----------------|--|
| 0 (low) | x | Protected | Protected | Protected | |
| 1 (high) | 0 | Protected | Protected | Protected | |
| 1 (high) | 1 | Protected | Writable | Writable | |

x = don't care

FIGURE 3-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)



4.0 DATA PROTECTION

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

5.0 POWER-ON STATE

The 25LCXXXA powers on in the following state:

- The device is in low-power Standby mode $(\overline{CS} = 1)$
- The write enable latch is reset
- SO is in high-impedance state
- A high-to-low-level transition on $\overline{\text{CS}}$ is required to enter active state

6.0 PACKAGING INFORMATION

6.1 Package Marking Information

8-Lead SOIC




| 1st Line Marking Codes | | | | | |
|------------------------|----------|--|--|--|--|
| Device | SOIC | | | | |
| 25LC010A | 25LC01AT | | | | |
| 25LC020A | 25LC02AT | | | | |
| 25LC040A | 25LC04AT | | | | |

Note 1: T = Temperature Grade (H).

| Legen | d: XXX Y YY WW NNN @3 | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code RoHS-compliant JEDEC [®] designator for Matte Tin (Sn) | | | |
|-------|--------------------------------------|---|--|--|--|
| Note: | | mall packages with no room for the RoHS compliant JEDEC [®] designator marking will only appear on the outer carton or reel label. | | | |
| Note: | | | | | |


8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]



Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | | | |
|--------------------------|-------------|----------|----------|------|--|--|--|
| Dimension | MIN | NOM | MAX | | | | |
| Number of Pins | N | | 8 | | | | |
| Pitch | е | | 1.27 BSC | | | | |
| Overall Height | Α | - | | | | | |
| Molded Package Thickness | A2 | 1.25 | - | - | | | |
| Standoff § | A1 | 0.10 | - | 0.25 | | | |
| Overall Width | E | 6.00 BSC | | | | | |
| Molded Package Width | E1 | 3.90 BSC | | | | | |
| Overall Length | D | 4.90 BSC | | | | | |
| Chamfer (Optional) | h | 0.25 | - | 0.50 | | | |
| Foot Length | L | 0.40 | 1.27 | | | | |
| Footprint | L1 | 1.04 REF | | | | | |
| Foot Angle | φ | 0° | - | 8° | | | |
| Lead Thickness | С | 0.17 | - | 0.25 | | | |
| Lead Width | b | 0.31 | - | 0.51 | | | |
| Mold Draft Angle Top | α | 5° | - | 15° | | | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|-------------------------|-------------|-----|----------|------|
| Dimensior | MIN | NOM | MAX | |
| Contact Pitch | E | | 1.27 BSC | |
| Contact Pad Spacing | С | | 5.40 | |
| Contact Pad Width (X8) | X1 | | | 0.60 |
| Contact Pad Length (X8) | Y1 | | | 1.55 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

APPENDIX A: REVISION HISTORY

Revision C (12/2021)

Added Product Identification System section for Automotive; Updated SOIC package drawings; Replaced terminology "Master" and "Slave" with "Host" and "Client" respectively; Reformatted some sections for better readability.

Revision B (06/2009)

Revised Features: Endurance; Revised Note 1 in Section 1.0 Electrical Characteristics; Revised Table 1-2, Para. 21.

Revision A (03/2009)

Original release.

THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM (NON-AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART N | <u>o.</u> | <mark>(1)</mark> | <u>-x</u> | <u>/xx</u> | 4 | Exa | imples: |
|--|---|---|---|-----------------------------------|------------------|----------------------------|--|
| Device | | and Reel tion | Temperature Range | Packa | age | a) | 25LC010A-H/SN: 1-Kbit, 16-byte page, 2.5V Serial EEPROM, Extended temp., SOIC pack- |
| Device: Tape and Reel Option: Temperature Range: Package: | 25LC010A = 25LC020A = 25LC040A = 1000 Blank = T = 100000000000000000000000000000000 | 2-Kbit, 2.5 4-Kbit, 2.5 Standard Tape and -40°C to+ | 150°C (Extended) astic Small Outline | SPI Serial SPI Serial tray) | EEPROM EEPROM | b) c) d) e) f) | age 25LC010AT-H/SN: 1-Kbit, 16-byte page, 2.5V Serial EEPROM, Extended temp., Tape and Reel, SOIC package 25LC020A-H/SN: 2-Kbit, 16-byte page, 2.5V Serial EEPROM, Extended temp., SOIC pack- age 25LC020AT-H/SN: 2-Kbit, 16-byte page, 2.5V Serial EEPROM, Extended temp., Tape and Reel, SOIC package 25LC040A-H/SN: 4-Kbit, 16-byte page, 2.5V Serial EEPROM, Extended temp., SOIC pack- age 25LC040AT-H/SN: 4-Kbit, 16-byte page, 2.5V Serial EEPROM, Extended temp., Tape and Reel, SOIC package |
| | | | | | | N | ote 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. |

PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | <u>[X]</u> (1) | <u>=X</u> | <u>/xx</u> | xxx | Examples: |
|----------------------------|--|---|----------------------------------|--------------------|--|
| Device | Tape and R Option | eel Temperature Range | Package | Variant | a) 25LC010AT-H/SN: 1-Kbit, 16-byte page, 2.5V Serial EEPROM, Automotive Grade 0, Tape |
| Device: | 25LC010A = 25LC020A = 25LC040A = | 1-Kbit, 2.5V, 16 Byte P 2-Kbit, 2.5V, 16 Byte P 4-Kbit, 2.5V, 16 Byte P | age, SPI Seria age, SPI Seria | I EEPROM | and Reel, SOIC package b) 25LC020A-H/SN: 2-Kbit, 16-byte page, 2.5V Serial EEPROM, Automotive Grade 0, SOIC package c) 25LC020AT-H/SN: 2-Kbit, 16-byte page, 2.5V Serial EEPROM, Automotive Grade 0, Tape and Reel, SOIC package |
| Tape and Reel Option: | Blank = T = | Standard packaging (tu Tape and Reel ⁽¹⁾ | ibe or tray) | | d) 25LC040A-H/SN: 4-Kbit, 16-byte page, 2.5V Serial EEPROM, Automotive Grade 0, SOIC |
| Temperature Range: | H = | -40°C to+150°C (AEC- | Q100 Grade 0 |) | package e) 25LC040AT-H/SN: 4-Kbit, 16-byte page, 2.5V Serial EEPROM, Automotive Grade 0, Tape and Reel, SOIC package |
| Package: | SN = | 8-Lead Plastic Small O Body SOIC | utline - Narrov | <i>ı</i> , 3.90 mm | Note 1: Tape and Reel identifier only appears in the catalog part number description. This |
| Variant ^(2,3) : | 16KVAO = 16KVXX = | Standard Automotive, ' Customer-Specific Auto | | Process | identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. 2: The VAO/VXX automotive variants have been designed, manufactured, tested and qualified in accordance with AEC-Q100 requirements for automotive applications. 3: For customers requesting a PPAP, a cus- tomer-specific part number will be gener- ated and provided. A PPAP is not provided for VAO part numbers. |

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2009-2021, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9348-8

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 **China - Chongqing** Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Fax: 31-416-690340

Tel: 40-21-407-87-50

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest

Spain - Madrid

Sweden - Gothenberg

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

25LC010A-H/SN 25LC010AT-H/SN 25LC040AT-H/SN 25LC010A-E/MS 25LC010A-E/P 25LC010A-E/SN 25LC010A-E/ST 25LC010A-I/MS 25LC010A-I/P 25LC010A-I/SN 25LC010A-I/ST 25LC010AT-E/MC 25LC010AT-E/MS 25LC010AT-E/OT 25LC010AT-E/SN 25LC010AT-E/ST 25LC010AT-I/MC 25LC010AT-I/MS 25LC010AT-I/OT 25LC010AT-I/SN 25LC010AT-I/ST 25LC020A-E/P 25LC020A-E/SN 25LC020A-I/MS 25LC020A-I/P 25LC020A-I/SN 25LC020A-I/ST 25LC020AT-E/MC 25LC020AT-E/OT 25LC020AT-I/OT 25LC020AT-I/SN 25LC040A-E/P 25LC040A-E/SN 25LC040A-E/ST 25LC040A-I/P 25LC040A-I/SN 25LC040A-I/ST 25LC040AT-E/MC 25LC040AT-E/OT 25LC040AT-E/SN 25LC040AT-E/ST 25LC040AT-I/MC 25LC040AT-I/OT 25LC040AT-I/SN 25LC040AT-I/ST 25LC040AX-E/ST 25LC040AX-I/ST 25LC040AT-E/MNY 25LC010AT-I/MNY